Gate drive circuit and display device
数据来源:EPO OPS
正文暂时无法获取,您仍可查看已取得的基本信息。
卷宗概要
申请号
CN202322614189U
发明人
DU HUAKUN; CHEN PENG; LYU FENGZHEN; ZHANG DONGDONG; LI LONG; MA LI; LI TAO; FANG YUNHUA; SONG XUEYAN
申请日
Sep 25, 2023
公开日
Jun 18, 2024
专利族 ID
91534562
IPC 分类
The utility model provides a gate drive circuit and a display device, and belongs to the technical field of display. The gate drive circuit comprises a plurality of cascaded shift registers and two groups of clock signal lines, and each group of clock signal lines comprises 2N clock signal lines; the plurality of cascaded shift registers are divided into a plurality of groups of shift registers, and each group of shift registers comprises 2N shift registers; the shift registers in the odd-numbered groups are connected with the same group of clock signal lines, the shift registers in the even-numbered groups are connected with the same group of clock signal lines, and the shift registers in the odd-numbered groups and the even-numbered groups are connected with different groups of clock signal lines; n is an integer greater than or equal to 1; the shift register at least comprises an input sub-circuit, an output sub-circuit, at least one pull-down control sub-circuit and at least one pull-down sub-circuit, the pull-down control sub-circuits in each group of shifting registers are shared, and the pull-down sub-circuits in each group of shifting registers are shared.
EPO 研究资料
选择栏目后,按需获取当前文献的官方资料。
选择上方栏目查看对应资料。