CNIPA.AI
返回搜索
档案

Physical Quantity Detection Circuit And Physical Quantity Detection Device

发明专利审中
10浏览
10权利要求 · 1 独立
§ Ⅰ

卷宗概要

发明人

Kaoru ICHINOSE; Hideo HANEDA; Noriyuki MURASHIMA; Tomoaki TAKAHASHI

IPC 分类

G1C 19/5776H3F 3/45

CPC 分类

G1C19/5776H3F3/45475

A physical quantity detection circuit includes: a physical quantity detection signal output circuit that includes an amplifier circuit that amplifies a signal output from a physical quantity detection element, and outputs a physical quantity detection signal corresponding to a physical quantity; a failure diagnosis signal output circuit that outputs a failure diagnosis signal based on a signal output from at least one of a plurality of amplifiers included in the amplifier circuit; a failure diagnosis circuit that performs failure diagnosis based on the failure diagnosis signal and outputs a failure flag indicating a result of the failure diagnosis; a mask signal output circuit that compares a level of a signal output from each of the plurality of amplifiers with each of a plurality of set detection levels and outputs a mask signal based on a result of the comparison; and a disabling determination circuit that disables the failure flag based on the mask signal.

原文(中文)

A physical quantity detection circuit includes: a physical quantity detection signal output circuit that includes an amplifier circuit that amplifies a signal output from a physical quantity detection element, and outputs a physical quantity detection signal corresponding to a physical quantity; a failure diagnosis signal output circuit that outputs a failure diagnosis signal based on a signal output from at least one of a plurality of amplifiers included in the amplifier circuit; a failure diagnosis circuit that performs failure diagnosis based on the failure diagnosis signal and outputs a failure flag indicating a result of the failure diagnosis; a mask signal output circuit that compares a level of a signal output from each of the plurality of amplifiers with each of a plurality of set detection levels and outputs a mask signal based on a result of the comparison; and a disabling determination circuit that disables the failure flag based on the mask signal.