GPU DIE ID VIRTUALIZATION IN CHIPLET
卷宗概要
申请人
Advanced Micro Devices, Inc.; ATI Technologies ULC
发明人
HaiKun Dong; Alexander Fuad Ashkar; Anthony Asaro; Fang Xia; XiaoJing Ma; Yong Zhang; ZengRong Huang; Qian Zong; ShenYuan Chen; WenBin Zhang
IPC 分类
CPC 分类
An apparatus and method for efficiently accessing hardware resources in a virtualized environment. In various implementations, a computing system includes a first processing circuit and a second processing circuit that is a parallel data processing circuit. The second processing circuit includes multiple subdivisions, each with compute circuits, a memory subsystem, and a command processing circuit. The hypervisor running on the first processing circuit divides the second processing circuit into multiple partitions, each with a guest operating system and one or more subdivisions. A single mapping of multiple mappings includes a virtual function identifier that specifies a guest operating system, a virtual hardware resource identifier, and a corresponding physical hardware resource identifier. The hypervisor sends the mappings to at least the second processing circuit that uses the mappings to perform translations during execution of tasks. The first processing circuit does not perform translations.
原文(中文)
An apparatus and method for efficiently accessing hardware resources in a virtualized environment. In various implementations, a computing system includes a first processing circuit and a second processing circuit that is a parallel data processing circuit. The second processing circuit includes multiple subdivisions, each with compute circuits, a memory subsystem, and a command processing circuit. The hypervisor running on the first processing circuit divides the second processing circuit into multiple partitions, each with a guest operating system and one or more subdivisions. A single mapping of multiple mappings includes a virtual function identifier that specifies a guest operating system, a virtual hardware resource identifier, and a corresponding physical hardware resource identifier. The hypervisor sends the mappings to at least the second processing circuit that uses the mappings to perform translations during execution of tasks. The first processing circuit does not perform translations.