CNIPA.AI
返回搜索
档案

PERFORMANCE TRANSCEIVER

发明专利审中
9浏览
20权利要求 · 3 独立
§ Ⅰ

卷宗概要

发明人

Seng Siong Lee; Huey Koon Tee; Zechariah Balan; Pravinah Nair Shasidharan

IPC 分类

H4B 1/44H3K 3/17H3K 3/37H4B 17/21H4B 17/345

CPC 分类

H4B1/44H3K3/17H3K3/37H4B17/22H4B17/345

A receiver circuit is coupled to the transmitter circuit via one or more communication channels. The receiver circuit includes a first receive (Rx) driver circuit to generate a first received signal based on a first output signal. The receiver circuit includes a first calibration circuit to generate a first calibration signal based on an amplitude of the first output signal, and a second calibration circuit to generate a second calibration signal based on duty cycle distortion (DCD) associated with the first received signal. A multiplexer circuit coupled to the first calibration circuit and the second calibration circuit generates receiver calibration signals based on the first and second calibration signals. A finite state machine (FSM) circuit generates one or more activation signals based on the receiver calibration signals to configure the first Rx driver circuit.

原文(中文)

A receiver circuit is coupled to the transmitter circuit via one or more communication channels. The receiver circuit includes a first receive (Rx) driver circuit to generate a first received signal based on a first output signal. The receiver circuit includes a first calibration circuit to generate a first calibration signal based on an amplitude of the first output signal, and a second calibration circuit to generate a second calibration signal based on duty cycle distortion (DCD) associated with the first received signal. A multiplexer circuit coupled to the first calibration circuit and the second calibration circuit generates receiver calibration signals based on the first and second calibration signals. A finite state machine (FSM) circuit generates one or more activation signals based on the receiver calibration signals to configure the first Rx driver circuit.