CNIPA.AI
返回搜索
档案

Three-Dimensional (3D) Copper in Printed Circuit Boards

发明专利审中
7浏览
24权利要求 · 3 独立
§ Ⅰ

卷宗概要

发明人

Anne M. Mason; Chad O. Simpson; William Hannon; Mark J. Beesley

IPC 分类

H5K 1/11H5K 3/H5K 3/42

CPC 分类

H5K1/115H5K3/47H5K3/422H5K3/423H5K2201/9536H5K2201/959H5K2201/96H5K2203/107

Structures that implement three-dimensional (3D) conductive material (e.g., copper) in printed circuit boards (PCBs) are disclosed. 3D (three-dimensional) conductive material may include trenches and/or buried vias that are filled with conductive material in the PCBs. Trenches may be formed in build-up layers of a PCB by overlapping multiple laser drilled vias. The trenches may be filled with conductive material using electroplating process(es). Buried vias may be formed through the core layers of the PCB by mechanical drilling. The buried via may be filled with solid conductive material using a combination of electroless plating and electrolytic plating of conductive material. Various PCB structures are disclosed that implement combinations of these trenches and/or these buried vias filled with conductive material.

原文(中文)

Structures that implement three-dimensional (3D) conductive material (e.g., copper) in printed circuit boards (PCBs) are disclosed. 3D (three-dimensional) conductive material may include trenches and/or buried vias that are filled with conductive material in the PCBs. Trenches may be formed in build-up layers of a PCB by overlapping multiple laser drilled vias. The trenches may be filled with conductive material using electroplating process(es). Buried vias may be formed through the core layers of the PCB by mechanical drilling. The buried via may be filled with solid conductive material using a combination of electroless plating and electrolytic plating of conductive material. Various PCB structures are disclosed that implement combinations of these trenches and/or these buried vias filled with conductive material.