Driving control circuit, gate driving circuit and display panel
数据来源:EPO OPS
正文暂时无法获取,您仍可查看已取得的基本信息。
卷宗概要
申请号
CN20228005046
发明人
ZHANG TIAOMEI; CHEN WENBO; WANG MENGQI; WU JIANPENG; YU ZIYANG; YAN TIANYI; JIANG ZHILIANG; HU MING
申请日
Dec 13, 2022
公开日
Aug 13, 2024
专利族 ID
91484136
IPC 分类
CPC 分类
A drive control circuit includes an input circuit (10), a first output circuit (11), and a first output control circuit (12). The input circuit (10) is configured to control the potentials of the first node (N1) and the second node (N2) under the control of a signal input end (INPUT) and a clock signal end. The first output circuit (11) is configured to provide a first power supply signal to the third node (N3) under the control of the first node (N1), or to provide a second power supply signal to the first output (OUT1) under the control of the second node (N2). The first output control circuit (12) is configured to connect or disconnect the third node (N3) and the first output end (OUT1) under the control of the first control end (CL1).
EPO 研究资料
选择栏目后,按需获取当前文献的官方资料。
选择上方栏目查看对应资料。