CNIPA.AI
返回搜索
档案

Memory connecting device, memory connector and mainboard

其他/未提供未知

数据来源:EPO OPS

正文暂时无法获取,您仍可查看已取得的基本信息。

92723543专利族
§ Ⅰ

卷宗概要

申请人

HUAWEI TECH CO LTD

申请号

CN202310314980

发明人

WEN CHUANWEI; LI JINGFENG

申请日

Mar 20, 2023

公开日

Sep 20, 2024

专利族 ID

92723543

IPC 分类

G06F1/18H01R12/71H05K1/02

CPC 分类

G06F1/18G06F1/186H01R12/7005H01R12/71H01R12/737H05K1/025H01R12/721H01R13/71H05K2201/10159H05K2201/10189H05K3/366

The invention discloses a memory connecting device, a memory connector and a mainboard, and belongs to the technical field of computers. A plurality of memory connectors are arranged on a circuit board of the memory connecting device for the same signal line, a pin of each memory connector can be connected with the signal line in a first state and does not make contact with the signal line in a second state, and when the pin of one memory connector is in the first state, the pin of the other memory connector does not make contact with the signal line in the second state. Under the condition that the pins of the remaining memory connectors are in the second state, the signal line is only connected with one memory connector, the positions, not connected with the memory connectors, in the signal line do not have impedance abrupt change, and when signals in the signal line are transmitted to the connected memory connectors, signal reflection caused by the impedance abrupt change can be avoided; the integrity of the signal is improved, and the data transmission bandwidth of the signal line is further improved.

EPO 研究资料

选择栏目后,按需获取当前文献的官方资料。

选择上方栏目查看对应资料。

专利研究工具