Chip stacking structure and electronic equipment
数据来源:EPO OPS
正文暂时无法获取,您仍可查看已取得的基本信息。
卷宗概要
申请号
CN202310312057
发明人
CHEN LONGJUN; HUANG TIANQIANG; LIU RONGBIN; WANG ZHENGBO; LIU YUN
申请日
Mar 21, 2023
公开日
Sep 24, 2024
专利族 ID
92763362
IPC 分类
CPC 分类
The embodiment of the invention provides a chip stacking structure and electronic equipment, relates to the technical field of chip manufacturing, and aims to solve the problem that the plane size of a chip is relatively large. In the chip stacking structure, a third bare chip, a second bare chip and a first bare chip are sequentially stacked on a carrier plate. The first rewiring layer and the first interface element of the first bare chip form a first interface circuit, and the second rewiring layer and the second interface element of the second bare chip form a second interface circuit. The first conduction structure at least penetrates through the second bare chip and the third bare chip, and the second conduction structure at least penetrates through the third bare chip. The first interface circuit of the first bare chip and the second interface circuit of the second bare chip are electrically connected with other components through a first insulated conduction structure and a second insulated conduction structure respectively.
EPO 研究资料
选择栏目后,按需获取当前文献的官方资料。
选择上方栏目查看对应资料。