SMT core controller, compiler and method for executing compiled runtime code on SMT core controller
数据来源:EPO OPS
正文暂时无法获取,您仍可查看已取得的基本信息。
卷宗概要
申请号
CN20228092077
发明人
PETUSHKOV IGOR VYACHESLAVOVICH; WANG KEBING; LAMPRET DAMJAN
申请日
Mar 17, 2022
公开日
Sep 27, 2024
专利族 ID
81648624
IPC 分类
CPC 分类
The synchronous multi-thread core controller is configured to receive compiled runtime code including a plurality of threads and further execute at least two of the plurality of threads in parallel using the memory. Further, the SMT core controller determines whether there is any storage collision between the at least two threads executing in parallel. And the SMT core controller cancels the fiber thread with any storage conflict, re-executes the fiber thread with the storage conflict, and submits any storage operation of the fiber thread without the storage conflict to the SMT core memory. Executing at least two of the plurality of threads in parallel can improve superscalar pipeline utilization and parallelism of a single thread. In addition, the SMT core controller may increase the overall throughput of multi-threaded execution while improving efficiency and improving single-threaded execution.
EPO 研究资料
选择栏目后,按需获取当前文献的官方资料。
选择上方栏目查看对应资料。