検索に戻る
案件記録

METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

発明審査中
6閲覧数
10請求項 · 2 独立
§ Ⅰ

案件概要

発明者

Boon Keat Toh; Chih-Hsin Chang; Szu Han Wu; Chi Ren

IPC分類

H10D 30/68H10B 41/35H10D 30/1H10D 62/83H10D 64/62

CPC分類

H10D30/68H10B41/35H10D30/22H10D30/411H10D62/83H10D64/62

Provided are a semiconductor device and a manufacturing method thereof. The semiconductor device includes a substrate having a first memory region. The first memory region includes a first dielectric layer, a first floating gate, a first inter-gate dielectric layer, a control gate and a first contact. The first dielectric layer is disposed on the substrate. The first floating gate is disposed on the first dielectric layer. The first inter-gate dielectric layer is disposed on the first floating layer. The control gate is disposed on the first inter-gate dielectric layer. The first contact penetrates through the first control gate and the first inter-gate dielectric layer and is landed on the first floating gate.

原文(中国語)

Provided are a semiconductor device and a manufacturing method thereof. The semiconductor device includes a substrate having a first memory region. The first memory region includes a first dielectric layer, a first floating gate, a first inter-gate dielectric layer, a control gate and a first contact. The first dielectric layer is disposed on the substrate. The first floating gate is disposed on the first dielectric layer. The first inter-gate dielectric layer is disposed on the first floating layer. The control gate is disposed on the first inter-gate dielectric layer. The first contact penetrates through the first control gate and the first inter-gate dielectric layer and is landed on the first floating gate.

外部リソース