検索に戻る
案件記録

Memory connecting device, memory connector and mainboard

その他/未提供不明

データ提供元:EPO OPS

本文を取得できませんでした。取得済みの書誌情報は引き続き確認できます。

92723543ファミリー
§ Ⅰ

案件概要

出願人

HUAWEI TECH CO LTD

出願番号

CN202310314980

発明者

WEN CHUANWEI; LI JINGFENG

出願日

Mar 20, 2023

公開日

Sep 20, 2024

パテントファミリーID

92723543

IPC分類

G06F1/18H01R12/71H05K1/02

CPC分類

G06F1/18G06F1/186H01R12/7005H01R12/71H01R12/737H05K1/025H01R12/721H01R13/71H05K2201/10159H05K2201/10189H05K3/366

The invention discloses a memory connecting device, a memory connector and a mainboard, and belongs to the technical field of computers. A plurality of memory connectors are arranged on a circuit board of the memory connecting device for the same signal line, a pin of each memory connector can be connected with the signal line in a first state and does not make contact with the signal line in a second state, and when the pin of one memory connector is in the first state, the pin of the other memory connector does not make contact with the signal line in the second state. Under the condition that the pins of the remaining memory connectors are in the second state, the signal line is only connected with one memory connector, the positions, not connected with the memory connectors, in the signal line do not have impedance abrupt change, and when signals in the signal line are transmitted to the connected memory connectors, signal reflection caused by the impedance abrupt change can be avoided; the integrity of the signal is improved, and the data transmission bandwidth of the signal line is further improved.

EPO 調査資料

項目を選択すると、この公開文献の公式資料を取得します。

上の項目を選択して資料を取得してください。

特許調査ツール

外部リソース