Receiver circuit, chip and electronic equipment
データ提供元:EPO OPS
本文を取得できませんでした。取得済みの書誌情報は引き続き確認できます。
案件概要
出願番号
CN202310317493
発明者
GAO HAO; DUAN DAO; MASON SARAH; GEMMETT HUBER; AI CHAO; ZHAI LIQIAN
出願日
Mar 21, 2023
公開日
Sep 24, 2024
パテントファミリーID
92777760
IPC分類
CPC分類
The invention relates to a receiver circuit, a chip and electronic equipment, in the receiver circuit, a signal generation module processes a received original signal and outputs a first processing signal and a second processing signal; the delay module delays the first processing signal to obtain a third processing signal, and outputs the third processing signal to the nonlinear processing module; the envelope information extraction module extracts envelope information of the second processing signal and outputs the envelope information to the nonlinear processing module; and the nonlinear processing module suppresses interference signals in the third processing signals according to the envelope information and a preset nonlinear function, and amplifies useful signals in the third processing signals to obtain fourth processing signals. According to the receiver circuit provided by the embodiment of the invention, strong in-band interference signals with unknown frequency can be suppressed, useful signals with smaller amplitude can be amplified, and the performance of the receiver circuit is improved.
EPO 調査資料
項目を選択すると、この公開文献の公式資料を取得します。
上の項目を選択して資料を取得してください。
外部リソース