CNIPA.AI
검색으로 돌아가기
기록

MEMORY SYSTEM

발명심사 중
1조회수
20청구항 · 2 독립항
§ Ⅰ

개요

발명자

Shohei ONISHI; Yohei Hasegawa

IPC 분류

G6F 3/6

CPC 분류

G6F3/619G6F3/659G6F3/673

According to one embodiment, a memory system includes a first memory region, a second memory region, and a controller. The controller is configured to control coupling between the first memory region and the second memory region at one end and a host device at another, generate first interleave setting information corresponding to the first memory region, select the first memory region based on the first interleave setting information when an access request is received from the host device, and update the first interleave setting information to second interleave setting information corresponding to the second memory region and not corresponding to the first memory region based on an amount of accumulated wear in the first memory region.

원문 (중국어)

According to one embodiment, a memory system includes a first memory region, a second memory region, and a controller. The controller is configured to control coupling between the first memory region and the second memory region at one end and a host device at another, generate first interleave setting information corresponding to the first memory region, select the first memory region based on the first interleave setting information when an access request is received from the host device, and update the first interleave setting information to second interleave setting information corresponding to the second memory region and not corresponding to the first memory region based on an amount of accumulated wear in the first memory region.