CNIPA.AI
검색으로 돌아가기
기록

Near-Memory Random and Pattern-Based Number Generation

발명심사 중
20청구항 · 3 독립항
§ Ⅰ

개요

출원인

Advanced Micro Devices, Inc.

발명자

William Peter Ehrett; Nuwan S. Jayasena; Yasuko Eckert; Gabriel Hsiuwei Loh

IPC 분류

G6F 7/58

CPC 분류

G6F7/582

In aspects of near-memory random and pattern-based data generation, a system includes a number generator circuit configured to generate a sequence of numbers, a memory chip configured to store the sequence of numbers, and a memory interface configured to enable communication between the number generator circuit and the memory chip. In one or more implementations, the number generator circuit includes a random number generator circuit configured to generate the sequence of numbers as a sequence of random numbers. Additionally, or alternatively, the number generator circuit includes a pattern fill function configured to generate the sequence of numbers based on a pattern. In other aspects of near-memory random and pattern-based data generation, a memory device includes a base layer, a memory interface, and a number generator circuit interleaved among the base layer and the memory interface.

원문 (중국어)

In aspects of near-memory random and pattern-based data generation, a system includes a number generator circuit configured to generate a sequence of numbers, a memory chip configured to store the sequence of numbers, and a memory interface configured to enable communication between the number generator circuit and the memory chip. In one or more implementations, the number generator circuit includes a random number generator circuit configured to generate the sequence of numbers as a sequence of random numbers. Additionally, or alternatively, the number generator circuit includes a pattern fill function configured to generate the sequence of numbers based on a pattern. In other aspects of near-memory random and pattern-based data generation, a memory device includes a base layer, a memory interface, and a number generator circuit interleaved among the base layer and the memory interface.