CNIPA.AI
검색으로 돌아가기
기록

ERROR HANDLING MANAGEMENT CORE

발명심사 중
20청구항 · 3 독립항
§ Ⅰ

개요

발명자

Carlos Vallin; Vilas Sridharan; Magiting Talisayon; Kasir Asad Watkins

IPC 분류

G6F 11/7

CPC 분류

G6F11/787G6F11/721

The disclosed device includes a processor core and a management core. The management core can intercept error interrupts indicating errors for the processor core. The management core can process the error while the processor core continues operations, and can also cloak the error from an operating system. The management core can also provide the errors to a baseboard controller for storing in a non-volatile memory. Various other methods, systems, and computer-readable media are also disclosed.

원문 (중국어)

The disclosed device includes a processor core and a management core. The management core can intercept error interrupts indicating errors for the processor core. The management core can process the error while the processor core continues operations, and can also cloak the error from an operating system. The management core can also provide the errors to a baseboard controller for storing in a non-volatile memory. Various other methods, systems, and computer-readable media are also disclosed.