CNIPA.AI
검색으로 돌아가기
기록

TECHNIQUES FOR A PHYSICAL SIDE-CHANNEL-RESILIENT ARTHMETIC LOGIC UNIT

발명심사 중
1조회수
20청구항 · 3 독립항
§ Ⅰ

개요

발명자

Santosh GHOSH; Dumitru-Daniel DINU; Joseph FRIEL; Avinash L. VARNA; Manoj R. SASTRY

IPC 분류

G6F 21/60G6F 21/64

CPC 분류

G6F21/602G6F21/64

Examples include techniques for a physical side-channel resilient arithmetic logic unit (ALU) The examples include use of circuitry to input a shared representation of a value having a plurality of shares to the ALU. Then, at the ALU, recombine the shared representation of the value to a single representation of the value and use the single representation to generate a result value or operate on the shared representation of the value to generate a shared representation of the result value. If the result value is based on operating on the single representation of the value, the result value is split to a shared representation of the result value. The shared representation of the result value can be output from the ALU and stored to at least one register from among a plurality of registers.

원문 (중국어)

Examples include techniques for a physical side-channel resilient arithmetic logic unit (ALU) The examples include use of circuitry to input a shared representation of a value having a plurality of shares to the ALU. Then, at the ALU, recombine the shared representation of the value to a single representation of the value and use the single representation to generate a result value or operate on the shared representation of the value to generate a shared representation of the result value. If the result value is based on operating on the single representation of the value, the result value is split to a shared representation of the result value. The shared representation of the result value can be output from the ALU and stored to at least one register from among a plurality of registers.