CNIPA.AI
검색으로 돌아가기
기록

DEADLOCK-FREE MODIFICATION TO NETWORK-ON-CHIP TOPOLOGY

발명심사 중
2조회수
20청구항 · 3 독립항
§ Ⅰ

개요

IPC 분류

G6F 30/394G6F 30/31G6F 115/2

CPC 분류

G6F30/394G6F30/31G6F2115/2

Designing a network-on-chip (NoC) includes accessing an existing NoC topology having existing NoC elements, blockages and existing wire connections. The existing NoC elements include network interface units and switches. The designing further includes creating an updated NoC topology from the existing NoC topology, including adding at least one new wire connection to the existing wire connections. The designing further includes identifying turns and segments in the existing and new wire connections in the updated NoC topology; and ensuring that no cycles are created by the segments that form turns. The updated NoC topology is deadlock-free.

원문 (중국어)

Designing a network-on-chip (NoC) includes accessing an existing NoC topology having existing NoC elements, blockages and existing wire connections. The existing NoC elements include network interface units and switches. The designing further includes creating an updated NoC topology from the existing NoC topology, including adding at least one new wire connection to the existing wire connections. The designing further includes identifying turns and segments in the existing and new wire connections in the updated NoC topology; and ensuring that no cycles are created by the segments that form turns. The updated NoC topology is deadlock-free.