SEMICONDUCTOR PACKAGE INCLUDING POST

원문 (중국어)

A semiconductor package according to an example embodiment of the disclosure includes a first redistribution layer including a first via, a first redistribution pattern, and a first insulating layer, a first semiconductor chip connected to the first redistribution layer via a chip connection terminal, a lower post directly connected to the first redistribution layer, an upper post connected to an upper surface of the lower post, a first mold layer at least partially covering the first redistribution layer, the first semiconductor chip, the lower post, and the upper post, and a second redistribution layer on the upper post and the first mold layer. The upper post has a width that gradually increases as the upper post extends from the lower post toward the second redistribution layer. An upper surface of the upper post is coplanar with an upper surface of the first mold layer.