CNIPA.AI
검색으로 돌아가기
기록

SEMICONDUCTOR PACKAGES WITH A BRIDGE SEMICONDUCTOR DIE AND METHODS FOR FORMING THE SAME

발명심사 중
163조회수
20청구항 · 3 독립항
§ Ⅰ

개요

발명자

KyuWon LEE; JiSang LEE; KyungEun KIM; YoungDeuk LEE

IPC 분류

H1L 23/H1L 23/13H1L 25/65

CPC 분류

H1L24/83H1L23/13H1L24/14H1L24/16H1L24/26H1L24/32H1L24/33H1L24/73H1L24/81H1L24/92H1L25/652H1L2224/1403H1L2224/14132H1L2224/16145H1L2224/16227H1L2224/26145H1L2224/32145H1L2224/32225H1L2224/33051H1L2224/33177H1L2224/73204H1L2224/81191H1L2224/81986H1L2224/83002H1L2224/83007H1L2224/83104H1L2224/83855H1L2224/83986H1L2224/92225

A semiconductor package comprises: a package substrate having a first region, a second region and an opening between the first and second regions; a first semiconductor die mounted on the first region via a first set of solder bumps and having a first overhanging portion above the opening; a second semiconductor die mounted on the second region via a second set of solder bumps and having a second overhanging portion above the opening; a bridge semiconductor die mounted onto respective back surfaces of the first overhanging portion and the second overhanding portion via a third set of solder bumps, wherein the bridge semiconductor die is aligned with the opening; and an underfill layer filled between both of the first and second semiconductor dice and both of the package substrate and the bridge semiconductor die.

원문 (중국어)

A semiconductor package comprises: a package substrate having a first region, a second region and an opening between the first and second regions; a first semiconductor die mounted on the first region via a first set of solder bumps and having a first overhanging portion above the opening; a second semiconductor die mounted on the second region via a second set of solder bumps and having a second overhanging portion above the opening; a bridge semiconductor die mounted onto respective back surfaces of the first overhanging portion and the second overhanding portion via a third set of solder bumps, wherein the bridge semiconductor die is aligned with the opening; and an underfill layer filled between both of the first and second semiconductor dice and both of the package substrate and the bridge semiconductor die.