CNIPA.AI
검색으로 돌아가기
기록

IMAGE SENSING DEVICE AND ELECTRIC APPARATUS INCLUDING THE SAME

발명심사 중
20청구항 · 3 독립항
§ Ⅰ

개요

발명자

Ho Yong NA; Kyung Min KIM; Min Sun KEEL

IPC 분류

H4N 25/772

CPC 분류

H4N25/772

In some embodiments, an image sensing device includes a pixel array including a capacitor, a read circuit, and a plurality of pixels including a first and a second photodiode. The image sensing device further includes a driver configured to generate control signals for the plurality of pixels, an analog-to-digital converter (ADC) block configured to generate a digital signal, and a controller configured to control the driver and the ADC block. At least one of the plurality of pixels is configured to sequentially output a first and a second sub-output signal obtained by converting charges accumulated in the first photodiode, a third sub-output signal obtained by converting charges accumulated in the second photodiode, a fourth sub-output signal obtained by converting third charges stored in the capacitor, a first reset signal corresponding to the fourth sub-output signal, and a second reset signal corresponding to the third sub-output signal.

원문 (중국어)

In some embodiments, an image sensing device includes a pixel array including a capacitor, a read circuit, and a plurality of pixels including a first and a second photodiode. The image sensing device further includes a driver configured to generate control signals for the plurality of pixels, an analog-to-digital converter (ADC) block configured to generate a digital signal, and a controller configured to control the driver and the ADC block. At least one of the plurality of pixels is configured to sequentially output a first and a second sub-output signal obtained by converting charges accumulated in the first photodiode, a third sub-output signal obtained by converting charges accumulated in the second photodiode, a fourth sub-output signal obtained by converting third charges stored in the capacitor, a first reset signal corresponding to the fourth sub-output signal, and a second reset signal corresponding to the third sub-output signal.