CNIPA.AI
검색으로 돌아가기
기록

GATE-ALL-AROUND INTEGRATED CIRCUIT STRUCTURES HAVING DIFFERENTIATED INTERNAL SPACERS

발명심사 중
4조회수
20청구항 · 3 독립항
§ Ⅰ

개요

발명자

Robin CHAO; Tao CHU; Guowei XU; Feng ZHANG; Ting-Hsiang HUNG; Chia-Ching LIN; Yang ZHANG; Kan ZHANG; Chun-Wing YEUNG; Chung-Hsun LIN; Anand S. MURTHY; Marko RADOSAVLJEVIC

IPC 분류

H1L 29/6H1L 21/822H1L 21/8238H1L 27/6H1L 27/92H1L 29/423H1L 29/66H1L 29/775H1L 29/786

CPC 분류

H10D62/121H10D30/14H10D30/43H10D30/6735H10D30/6757H10D84/167H10D84/177H10D84/38H10D84/856H10D88/H10D88/1

Gate-all-around integrated circuit structures having differentiated internal spacers are described. For example, an integrated circuit structure includes a first set of horizontal nanowires above a sub-fin structure. A first gate structure is over the first set of horizontal nanowires. The first set of horizontal nanowires extends laterally beyond the first gate structure. First dielectric spacers are adjacent to the first gate structure and vertically between adjacent ones of the first set of horizontal nanowires. A second set of horizontal nanowires is over the first set of horizontal nanowires. A second gate structure is over the second set of horizontal nanowires. The second set of horizontal nanowires extends laterally beyond the second gate structure. Second dielectric spacers are adjacent to the second gate structure and vertically between adjacent ones of the second set of horizontal nanowires. The second dielectric spacers are in contact with but discontinuous from the first dielectric spacers.

원문 (중국어)

Gate-all-around integrated circuit structures having differentiated internal spacers are described. For example, an integrated circuit structure includes a first set of horizontal nanowires above a sub-fin structure. A first gate structure is over the first set of horizontal nanowires. The first set of horizontal nanowires extends laterally beyond the first gate structure. First dielectric spacers are adjacent to the first gate structure and vertically between adjacent ones of the first set of horizontal nanowires. A second set of horizontal nanowires is over the first set of horizontal nanowires. A second gate structure is over the second set of horizontal nanowires. The second set of horizontal nanowires extends laterally beyond the second gate structure. Second dielectric spacers are adjacent to the second gate structure and vertically between adjacent ones of the second set of horizontal nanowires. The second dielectric spacers are in contact with but discontinuous from the first dielectric spacers.