Chip stacking structure and electronic equipment
데이터 출처: EPO OPS
현재 전문을 불러올 수 없습니다. 조회된 기본 정보는 계속 확인할 수 있습니다.
개요
출원 번호
CN202310312057
발명자
CHEN LONGJUN; HUANG TIANQIANG; LIU RONGBIN; WANG ZHENGBO; LIU YUN
출원일
Mar 21, 2023
공개일
Sep 24, 2024
특허 패밀리 ID
92763362
IPC 분류
CPC 분류
The embodiment of the invention provides a chip stacking structure and electronic equipment, relates to the technical field of chip manufacturing, and aims to solve the problem that the plane size of a chip is relatively large. In the chip stacking structure, a third bare chip, a second bare chip and a first bare chip are sequentially stacked on a carrier plate. The first rewiring layer and the first interface element of the first bare chip form a first interface circuit, and the second rewiring layer and the second interface element of the second bare chip form a second interface circuit. The first conduction structure at least penetrates through the second bare chip and the third bare chip, and the second conduction structure at least penetrates through the third bare chip. The first interface circuit of the first bare chip and the second interface circuit of the second bare chip are electrically connected with other components through a first insulated conduction structure and a second insulated conduction structure respectively.
EPO 조사 자료
항목을 선택하면 해당 공개문헌의 공식 자료를 조회합니다.
위 항목을 선택하여 자료를 확인하세요.