FACET TRAPPING FOR EPITAXIAL GROWTH
개요
발명자
Samuel Langer; Kenneth James Bogedahl; Ian C. Laboriante; Matthew Willford; Stephen McNary; Gregg Rawlings; Gordon Nielsen
IPC 분류
CPC 분류
The present disclosure generally relates to semiconductor processing including facet trapping for an epitaxial growth process. In an example, a semiconductor device includes a first semiconductor material, a dielectric layer, and a second semiconductor material. The first semiconductor material includes a monocrystalline surface. The dielectric layer is over the first semiconductor material. The dielectric layer has an opening to the monocrystalline surface. The opening is defined at least in part by a sidewall of the dielectric layer and a cavity in the dielectric layer. The cavity is at the monocrystalline surface and under the sidewall. The second semiconductor material is over the first semiconductor material and on the monocrystalline surface. The second semiconductor material is at least partially in the opening through the dielectric layer. The cavity in the dielectric layer is configured to trap a facet of the second semiconductor material in the cavity.
원문 (중국어)
The present disclosure generally relates to semiconductor processing including facet trapping for an epitaxial growth process. In an example, a semiconductor device includes a first semiconductor material, a dielectric layer, and a second semiconductor material. The first semiconductor material includes a monocrystalline surface. The dielectric layer is over the first semiconductor material. The dielectric layer has an opening to the monocrystalline surface. The opening is defined at least in part by a sidewall of the dielectric layer and a cavity in the dielectric layer. The cavity is at the monocrystalline surface and under the sidewall. The second semiconductor material is over the first semiconductor material and on the monocrystalline surface. The second semiconductor material is at least partially in the opening through the dielectric layer. The cavity in the dielectric layer is configured to trap a facet of the second semiconductor material in the cavity.