CNIPA.AI
검색으로 돌아가기
기록

PROJECTED PHASE CHANGE MEMORY DEVICE WITH LOW-CONDUCTANCE NON-VOLATILE STATES

발명심사 중
4조회수
20청구항 · 3 독립항
§ Ⅰ

개요

발명자

Ghazi Sarwat Syed; Vara Sudananda Prasad Jonnalagadda; Timothy Mathew Philip; Abu Sebastian

IPC 분류

H10N 70/20H10B 63/10H10N 70/

CPC 분류

H10N70/231H10B63/10H10N70/63H10N70/826H10N70/8413

A PCM memory structure having extended projection liner material portion to reduce conductance value in a SET state and increase power efficiency. The projection liner material layer includes bottom and vertically extending liner sidewall portions. A phase change material (PCM) layer positioned above the projection liner material layer also has vertically extended PCM sidewall portions that are shorter than the vertically extending liner sidewall portions, thereby increasing the length of the liner relative to a length of the PCM layer. In a RESET state, current flow bypasses an amorphous volume to reduce the device non-idealities yet leverage the in-plane resistivity of the liner to provide projection in the RESET states and to lower the conductance in the SET states of the device thereby reducing current and power dissipation and power consumption will be lowered when in a SET state.

원문 (중국어)

A PCM memory structure having extended projection liner material portion to reduce conductance value in a SET state and increase power efficiency. The projection liner material layer includes bottom and vertically extending liner sidewall portions. A phase change material (PCM) layer positioned above the projection liner material layer also has vertically extended PCM sidewall portions that are shorter than the vertically extending liner sidewall portions, thereby increasing the length of the liner relative to a length of the PCM layer. In a RESET state, current flow bypasses an amorphous volume to reduce the device non-idealities yet leverage the in-plane resistivity of the liner to provide projection in the RESET states and to lower the conductance in the SET states of the device thereby reducing current and power dissipation and power consumption will be lowered when in a SET state.