CNIPA.AI
Back to Search
Dossier

COMPACT FREQUENCY-LOCKED LOOP ARCHITECTURE FOR DIGITAL CLOCKING

InventionPending
§ Ⅰ

Dossier Overview

Inventor

ABCARIUS, John; BHATTA, Debesh; WEIL, Andrew; ONDRIS, Robert Martin; YIN, Wenjing

Filing Date

Feb 22, 2024

Publication Date

Jan 6, 2026

IPC Classification

H03LH03LH03LH03L

CPC Classification

H03LH03LH03LH03L

External Resources