Driving control circuit, gate driving circuit and display panel
Source: EPO OPS
Full text is temporarily unavailable. The retrieved bibliographic information is shown below.
Dossier Overview
Application number
CN20228005046
Inventor
ZHANG TIAOMEI; CHEN WENBO; WANG MENGQI; WU JIANPENG; YU ZIYANG; YAN TIANYI; JIANG ZHILIANG; HU MING
Filing Date
Dec 13, 2022
Publication Date
Aug 13, 2024
Patent Family ID
91484136
IPC Classification
CPC Classification
A drive control circuit includes an input circuit (10), a first output circuit (11), and a first output control circuit (12). The input circuit (10) is configured to control the potentials of the first node (N1) and the second node (N2) under the control of a signal input end (INPUT) and a clock signal end. The first output circuit (11) is configured to provide a first power supply signal to the third node (N3) under the control of the first node (N1), or to provide a second power supply signal to the first output (OUT1) under the control of the second node (N2). The first output control circuit (12) is configured to connect or disconnect the third node (N3) and the first output end (OUT1) under the control of the first control end (CL1).
EPO research records
Select a section to load official information for this publication.
Choose a section above to retrieve its records.
External Resources