SMT core controller, compiler and method for executing compiled runtime code on SMT core controller
Source: EPO OPS
Full text is temporarily unavailable. The retrieved bibliographic information is shown below.
Dossier Overview
Application number
CN20228092077
Inventor
PETUSHKOV IGOR VYACHESLAVOVICH; WANG KEBING; LAMPRET DAMJAN
Filing Date
Mar 17, 2022
Publication Date
Sep 27, 2024
Patent Family ID
81648624
IPC Classification
CPC Classification
The synchronous multi-thread core controller is configured to receive compiled runtime code including a plurality of threads and further execute at least two of the plurality of threads in parallel using the memory. Further, the SMT core controller determines whether there is any storage collision between the at least two threads executing in parallel. And the SMT core controller cancels the fiber thread with any storage conflict, re-executes the fiber thread with the storage conflict, and submits any storage operation of the fiber thread without the storage conflict to the SMT core memory. Executing at least two of the plurality of threads in parallel can improve superscalar pipeline utilization and parallelism of a single thread. In addition, the SMT core controller may increase the overall throughput of multi-threaded execution while improving efficiency and improving single-threaded execution.
EPO research records
Select a section to load official information for this publication.
Choose a section above to retrieve its records.
External Resources