特許出願人の記録

APPLICANTS

元の名称記録: ASM IP Holding B.V.

原資料の出願人名と、取り込んだ特許の元の名称欄を閲覧します。

名称による検索結果であり、法的主体の同一性を確認したものではありません。同名の個人・組織や旧名称、別名を自動統合しません。

元の名称欄全体に一致する記録です。複数の出願人や別の役割の当事者を含む場合があります。名称の境界や法的主体は未確認であり、句読点を分割しません。

索引済み特許 14 件

特許の件数は当サイトに収録された重複のない特許レコード数であり、出願人の全特許数ではありません。共同名義の文字列は単一企業を表しません。

検証済みの収録期間と最終取り込み日時は現在不明です。公開日は取り込み日ではありません。キャッシュにより新しい記録の表示が遅れる場合があります。

ローカルの元の出願人フィールドにこの全文を含む記録を検索します。共同名義や長い名称を含む場合があり、厳密な主体検索ではありません。

この出願人条件で特許を検索
№ US20260005045A1発明
審査中

CHAMBER ARRANGEMENTS WITH OFFSET HEATER ELEMENT ARRAYS, SEMICONDUCTOR PROCESSING SYSTEMS, AND METHODS OF MAKING CHAMBER ARRANGEMENTS AND DEPOSITION MATERIAL LAYERS ONTO SUBSTRATES

CHAMBER ARRANGEMENTS WITH OFFSET HEATER ELEMENT ARRAYS, SEMICONDUCTOR PROCESSING SYSTEMS, AND METHODS OF MAKING CHAMBER ARRANGEMENTS AND DEPOSITION MATERIAL LAYERS ONTO SUBSTRATES

A chamber arrangement includes a chamber body, a substrate support, and an upper heater element array. The chamber body has injection and longitudinally opposite exhaust ends, the substrate support is arranged within the chamber body and supported therein for rotation about a rotation axis, and the upper heater element array is supported above the chamber body and include a laterally-inner first upper linear lamp and a laterally-inner second upper linear lamp. The laterally-inner first upper linear lamp is separated from the rotation axis by a first lateral spacing distance, the laterally-inner second upper linear lamp is separated from the rotation axis by a second lateral spacing distance, and one of the first lateral spacing distance and the second lateral spacing distance is greater than the other of the first lateral spacing distance the second lateral spacing distance. Semiconductor processing systems and material layer deposition methods are also described.

❖ASM IP Holding B.V.Caleb Miskin; Robinson James; Nitin Choudhary; Bubesh Babu Jotheeswaran; Alexandros Demos; Nayna Khosla; Mitisha Surana; Han Ye; Wentao Wang; Ion Hong Chao; Fan Gao; Junwei Su§ 2/18 請求項H1L 21/67, C23C 16/4635
№ US20260005050A1発明
審査中

CHAMBER ARRANGEMENTS WITH OFFSET UPPER REFLECTORS, SEMICONDUCTOR PROCESSING SYSTEMS, AND RELATED METHODS OF MAKING CHAMBER ARRANGEMENTS AND DEPOSITING MATERIAL LAYERS ONTO SUBSTRATES

CHAMBER ARRANGEMENTS WITH OFFSET UPPER REFLECTORS, SEMICONDUCTOR PROCESSING SYSTEMS, AND RELATED METHODS OF MAKING CHAMBER ARRANGEMENTS AND DEPOSITING MATERIAL LAYERS ONTO SUBSTRATES

A chamber arrangement includes a chamber body having a chamber body with an injection end and a longitudinally opposite exhaust end, a substrate support arranged within the chamber body and supported for rotation therein rotation about a rotation axis, and an upper reflector supported above the chamber body and defining therein a laterally-outer first arcuate recess and a laterally-outer second arcuate recess. The laterally-outer first arcuate recess is separated from the rotation axis by a first arcuate recess lateral offset, the laterally outer second arcuate recess separated from the rotation axis by a second arcuate recess lateral offset, and the second arcuate recess lateral offset greater than or less than the first arcuate recess lateral offset. Semiconductor processing systems and material layer deposition methods are also described.

❖ASM IP Holding B.V.Robinson James; Nayna Khosla; Nitin Choudhary; Mitisha Surana; Yanfu Lu; Bubesh Babu Jotheeswaran; Amir Kajbafvala; Caleb Miskin; Alexandros Demos; Gregory Deye; Fan Gao; Jingxuan Lyu; Han Ye; Wentao Wang; Ion Hong Chao; Junwei Su§ 3/24 請求項H1L 21/67, C23C 16/42, C23C 16/458 +213