CNIPA.AI
专利申请人记载

APPLICANTS

原始名称记载: ASM IP Holding B.V.

浏览来源中的申请人名称,以及导入专利中保留的原始名称字段。

这里按名称检索,不代表已核验的法律主体。同名可能指不同个人或组织;别名和历史名称不自动合并。

此页精确匹配完整原始名称字段。字段可能包含多个申请人或其他记载主体角色,名称边界和法律主体尚未核验;保留全部标点,不进行拆分。

14 条已索引专利记录

专利数量指本站收录的去重专利记录,不是该申请人的完整专利总量。联合名称字段不代表单一企业。

目前没有可核验的数据覆盖日期和最后导入时间。专利公开日期不等于导入日期。目录缓存可能使新导入记录延迟出现。

在本地原始申请人字段中搜索包含这段完整文字的记录,可能包括联合名单或更长名称;这不是精确主体检索。

按此申请人条件检索专利
№ US20260005045A1发明专利
审中

CHAMBER ARRANGEMENTS WITH OFFSET HEATER ELEMENT ARRAYS, SEMICONDUCTOR PROCESSING SYSTEMS, AND METHODS OF MAKING CHAMBER ARRANGEMENTS AND DEPOSITION MATERIAL LAYERS ONTO SUBSTRATES

CHAMBER ARRANGEMENTS WITH OFFSET HEATER ELEMENT ARRAYS, SEMICONDUCTOR PROCESSING SYSTEMS, AND METHODS OF MAKING CHAMBER ARRANGEMENTS AND DEPOSITION MATERIAL LAYERS ONTO SUBSTRATES

A chamber arrangement includes a chamber body, a substrate support, and an upper heater element array. The chamber body has injection and longitudinally opposite exhaust ends, the substrate support is arranged within the chamber body and supported therein for rotation about a rotation axis, and the upper heater element array is supported above the chamber body and include a laterally-inner first upper linear lamp and a laterally-inner second upper linear lamp. The laterally-inner first upper linear lamp is separated from the rotation axis by a first lateral spacing distance, the laterally-inner second upper linear lamp is separated from the rotation axis by a second lateral spacing distance, and one of the first lateral spacing distance and the second lateral spacing distance is greater than the other of the first lateral spacing distance the second lateral spacing distance. Semiconductor processing systems and material layer deposition methods are also described.

❖ASM IP Holding B.V.Caleb Miskin; Robinson James; Nitin Choudhary; Bubesh Babu Jotheeswaran; Alexandros Demos; Nayna Khosla; Mitisha Surana; Han Ye; Wentao Wang; Ion Hong Chao; Fan Gao; Junwei Su§ 2/18 权利要求H1L 21/67, C23C 16/4628
№ US20260005050A1发明专利
审中

CHAMBER ARRANGEMENTS WITH OFFSET UPPER REFLECTORS, SEMICONDUCTOR PROCESSING SYSTEMS, AND RELATED METHODS OF MAKING CHAMBER ARRANGEMENTS AND DEPOSITING MATERIAL LAYERS ONTO SUBSTRATES

CHAMBER ARRANGEMENTS WITH OFFSET UPPER REFLECTORS, SEMICONDUCTOR PROCESSING SYSTEMS, AND RELATED METHODS OF MAKING CHAMBER ARRANGEMENTS AND DEPOSITING MATERIAL LAYERS ONTO SUBSTRATES

A chamber arrangement includes a chamber body having a chamber body with an injection end and a longitudinally opposite exhaust end, a substrate support arranged within the chamber body and supported for rotation therein rotation about a rotation axis, and an upper reflector supported above the chamber body and defining therein a laterally-outer first arcuate recess and a laterally-outer second arcuate recess. The laterally-outer first arcuate recess is separated from the rotation axis by a first arcuate recess lateral offset, the laterally outer second arcuate recess separated from the rotation axis by a second arcuate recess lateral offset, and the second arcuate recess lateral offset greater than or less than the first arcuate recess lateral offset. Semiconductor processing systems and material layer deposition methods are also described.

❖ASM IP Holding B.V.Robinson James; Nayna Khosla; Nitin Choudhary; Mitisha Surana; Yanfu Lu; Bubesh Babu Jotheeswaran; Amir Kajbafvala; Caleb Miskin; Alexandros Demos; Gregory Deye; Fan Gao; Jingxuan Lyu; Han Ye; Wentao Wang; Ion Hong Chao; Junwei Su§ 3/24 权利要求H1L 21/67, C23C 16/42, C23C 16/458 +213